Sign in to follow this  
rick_appleton

GNU Make issue

Recommended Posts

I'm having issues using defines in a Makefile. The following makefile
PROGRAMS    = server client

.PHONY: all
all: $(PROGRAMS)

server_LIBS := priv protocol
client_LIBS := protocol

define PROGRAM_template

$(1):
	cc $($(1)_LIBS) -o $$@

endef
     
$(foreach prog,$(PROGRAMS),$(eval $(call PROGRAM_template,$(prog))))


generates this output
cc priv protocol -o server
cc protocol -o client
yet the following file
PROGRAMS    = server client

.PHONY: all
all: $(PROGRAMS)

client_LIBS := protocol

define PROGRAM_template

# The following line has moved inside the define
server_LIBS := priv protocol

$(1):
	cc $($(1)_LIBS) -o $$@

endef
     
$(foreach prog,$(PROGRAMS),$(eval $(call PROGRAM_template,$(prog))))


generates this (unexpected) output
cc  -o server
cc protocol -o client
Does anyone have an idea why it might be doing this? My GNU Make version is 3.80

Share this post


Link to post
Share on other sites

Create an account or sign in to comment

You need to be a member in order to leave a comment

Create an account

Sign up for a new account in our community. It's easy!

Register a new account

Sign in

Already have an account? Sign in here.

Sign In Now

Sign in to follow this