Jump to content
  • Advertisement
Sign in to follow this  
rick_appleton

GNU Make issue

This topic is 3413 days old which is more than the 365 day threshold we allow for new replies. Please post a new topic.

If you intended to correct an error in the post then please contact us.

Recommended Posts

I'm having issues using defines in a Makefile. The following makefile
PROGRAMS    = server client

.PHONY: all
all: $(PROGRAMS)

server_LIBS := priv protocol
client_LIBS := protocol

define PROGRAM_template

$(1):
	cc $($(1)_LIBS) -o $$@

endef
     
$(foreach prog,$(PROGRAMS),$(eval $(call PROGRAM_template,$(prog))))


generates this output
cc priv protocol -o server
cc protocol -o client
yet the following file
PROGRAMS    = server client

.PHONY: all
all: $(PROGRAMS)

client_LIBS := protocol

define PROGRAM_template

# The following line has moved inside the define
server_LIBS := priv protocol

$(1):
	cc $($(1)_LIBS) -o $$@

endef
     
$(foreach prog,$(PROGRAMS),$(eval $(call PROGRAM_template,$(prog))))


generates this (unexpected) output
cc  -o server
cc protocol -o client
Does anyone have an idea why it might be doing this? My GNU Make version is 3.80

Share this post


Link to post
Share on other sites
Advertisement
Sign in to follow this  

  • Advertisement
×

Important Information

By using GameDev.net, you agree to our community Guidelines, Terms of Use, and Privacy Policy.

We are the game development community.

Whether you are an indie, hobbyist, AAA developer, or just trying to learn, GameDev.net is the place for you to learn, share, and connect with the games industry. Learn more About Us or sign up!

Sign me up!