Jump to content
  • Advertisement
Sign in to follow this  
Cairn

How are virtual addresses translated?

This topic is 2417 days old which is more than the 365 day threshold we allow for new replies. Please post a new topic.

If you intended to correct an error in the post then please contact us.

Recommended Posts

[color=#000000][font=Arial,]I understand that (for intel) the virtual address translation process is :[/font]

[color=#000000][font=Arial,]1. The incoming virtual address is divided into a page table number, a page number, and an offset.[/font]

[color=#000000][font=Arial,]2. The process desriptor base register (PDBR) in the CPU tells where the directory starts.[/font]

[color=#000000][font=Arial,]3. The page table number is multiplied by four to use as an offset into the directory, and the directory entry is looked up.[/font]

[color=#000000][font=Arial,]4. The directory entry contains the address of the page table, and validity and protection information. If this information says that either the page table isn't present in memory or the protections aren't OK, the translation stops and an exception is raised.[/font]

[color=#000000][font=Arial,]5. The page number is multiplied by four to use as an offset into the page table, and the page table entry is looked up.[/font]

[color=#000000][font=Arial,]6. The page table entry contains the address of the page, and validity and protection information. If this information says that either the page isn't present in memory or the protections aren't OK, the translation stops and an exception is raised.[/font]

[color=#000000][font=Arial,]7. The offset is used as an index into the page.[/font]

[color=#000000][font=Arial,]8. The data is at the address finally arrived at.[/font]

[color=#000000][font=Arial,]And that all makes sense up to step 6 which is where I get confused because the table entry format only specifies 20 bits for the physical page frame address which means the physical page address has to be in a 1 megabyte range, or are the 20 bits shifted left 12 bits, (multiplied by 4096: size of page) giving it the ability to address 4 gigabytes?[/font]

Share this post


Link to post
Share on other sites
Advertisement
The phsyical addressess stored in the page table (depending on flags you have set this may be at one or two levels of indirection for PAE) are the upper 20 bits of the address. Hence why pages are typically 4k in size (hint, the remaining 12 bits make up 0-4095.

Share this post


Link to post
Share on other sites
When you say remaining 12 bits you mean from the original virtual address right?

Share this post


Link to post
Share on other sites
What I read said that the upper 20 bits are the address when it should be read as the the upper 20 bits of the address

Share this post


Link to post
Share on other sites
Simplest answer: Your pointer in user-land is really a handle and the page table translates it to a real address behind the scenes.\

The 'obsolete' segment registers and the upper 20 bits are used to figure out what real page has the memory, and the lower 12 bits are addressed into that to find the bits.

Share this post


Link to post
Share on other sites
Sign in to follow this  

  • Advertisement
×

Important Information

By using GameDev.net, you agree to our community Guidelines, Terms of Use, and Privacy Policy.

GameDev.net is your game development community. Create an account for your GameDev Portfolio and participate in the largest developer community in the games industry.

Sign me up!